Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16690 Discussions

Altera TCKs

Altera_Forum
Honored Contributor II
‎09-08-2009 08:45 AM
894 Views

Hi 

 

I have a design with two altsyncram that are accessible via jtag. 

Now I get tons of warnings like this one: 

----------- 

Warning: Node: jtag.bp.CodeRam_ram_auto_generated_mgl_prim2_raw_tck was determined to be a clock but was found without an associated clock assignment. 

----------- 

 

The normally seen altera_tck seems to be ok and recognised as clock - but what is this signal above? I don't manage to catch it with a clock statement. 

 

Any idea? 

 

Thanks and best regards, 

emanuel
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.