Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16680 Discussions

Classic Timing Analyzer constraints file

Altera_Forum
Honored Contributor II
‎10-21-2010 02:06 PM
1,241 Views

I am running the classic timing analyzer and I am having a problem figuring out where it's reading the constraints. 

 

I have an sdc file, which seems is not read, because commenting out all the entries does not seem to change anything. The qsf does not include any timing constraints. 

 

Which file then has the constraints? 

 

the command line is quartus_tan 

--read_settings_files=on --write_settings_files=off fpga 

 

Thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-21-2010 02:59 PM
257 Views

If you generate "sdc" file it's better that you switch on TimeQuest. 

 

If you want to still use classic time analizer, you must set all your constraint from assignment editor. 

 

Hope it helps
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.