- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have a question regarding the compilation process.
Considering a multi-layer hierarchically hardware description, how does Quartus handle the compilation? Does it unwrap all layers and then compiles the complete circuit, or does it compile each entity as a subcircuit and than makes the connections between?Link Copied
4 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
It goes through several processes
First, it converts all of your code to altera units, like altsyncram, adders, multipliers etc. then it maps all of these to luts and individual rams. then it places all these base units onto the die.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
So if I understand correctly, it is all flattened to a single hierachy level so to speak.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Basically yes, but heirarchy information is kept so it is easy to navigate the technology map, and you can map a specific register all the way from source code onto the FPGA.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
it's clear, thanks
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page