Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16631 Discussions

Simulating Filter Generated by FIR Compiler

Altera_Forum
Honored Contributor II
‎09-30-2009 08:05 PM
927 Views

I'm a young engineer using the FIR compiler in Quartus 7.2 for the first time. I was able to generate the filter and simulate it. But I am having a hard time simulating my top level design where I have the filter instantiated once. I am using modelsim. The data is getting to the filter properly, but for some reason the filter is not initializing. I made sure that the reset_n and both sink_valid and source_ready are set correctly. I know that I need to give more information for someone to be able to help me. However, since I am new to this, I don't know what info I need to put in. Any help is greatly appreciated. Thanks.

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.