Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16644 Discussions

Simulation of RAM 2 port megafunction

Altera_Forum
Honored Contributor II
‎09-23-2015 07:29 AM
1,188 Views

Hello, 

 

I am trying to simulate the RAM 2 port Mega function in Questasim tool, when i drive the inputs using write clock its going fine but when i try to read that same location am not getting the data at the output. I have attached a waveform snapshot of the simulation.
Preview file
148 KB
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-23-2015 08:07 PM
490 Views

Hi, 

 

to me it looks like you're doing nothing wrong, but what bothers me is that there is a warning on each rising edge of rdclk (the yellow triangles on top of the waveforms), even at the end where none of the signals is 'X'. Therefore, can you please share the log produced by ModelSim? 

 

Also, what is strange is that there is a sub_wire0 in your signals, which I would not have expected at the top level of your design (these sub_wire things typically only exist inside a MegaFunction, and are not supposed to be touched... well the old "unless you exactly know what you're doing"). 

 

 

Best regards, 

GooCooCluster
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.