- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I am trying to add a component that's written in systemverilog to sopc builder 8.0. Quartus compiles and runs this code on the hardware just fine, but sopc refuses to even use the file. It seems to be calling the compiler with the wrong settings. Anyone know how to fix it?
Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
ok, I figured it out. You have to add the following synthesis directive at the top of the file:
// synthesis VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page