Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16843 Discussions

Where can I find the Arria PCIe _soft_ IP library in Quartus? (Not PCIe HIP)

BChiw
Beginner
2,082 Views

The PCIe SOFT IP compiler is mentioned here:

 

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_pci_express.pdf

 

Table 1–2. IP Compiler for PCI Express Features (Part 1 of 2) [page 4 of 372]

 

We need more PCIe ports and the two built-in HIPs are not enough.

 

Thank you

 

 

0 Kudos
10 Replies
AnandRaj_S_Intel
Employee
890 Views
0 Kudos
BChiw
Beginner
890 Views

Hello Anand,

 

Thank you for the quick reply.

 

I was not referring to the soft DFE implementation.

 

What I mean in the PCIe soft IP itself (as opposed to the HIP variant).

 

It is documented here:

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_pci_express.pdf

 

pcie_softip.png

 

Thanks again,

--barny

0 Kudos
AnandRaj_S_Intel
Employee
890 Views

​Hi,

 

You can select it from IP parameter setting tab under Mega-Wizard .

Shown  in image below

I have used Quartus 17.0 std & from IP catalog search PCI and click on IP.

Mega-Wizard window will open up, under IP parameter setting select ether of hard or soft IP option.

 

Regards

Anand

0 Kudos
BChiw
Beginner
890 Views

Hello Anand,

 

Could not find the image mentioned in the last reply.

 

I am also using Quartus 17. I tried to go to the IP Catalog window and here is what is shown:

 

ip_catalog_pci.png

 

 

Only PCIe HIP is present, no soft IP option. Is there a need to install an optional library?

 

Thanks,

--barny

0 Kudos
AnandRaj_S_Intel
Employee
890 Views

​Hi barny,

 

"Please do follow the steps mentioned"

Click on the IP which will open Mega-Wizard window and go to parameter setting select ether of hard or soft IP option.

attached image.

Also please check device family supported from table 1-4 of below link

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_pci_express.pdf

 

pci.JPG

0 Kudos
BChiw
Beginner
890 Views

Hello Anand,

 

Thank you for the image. It is very helpful. From you screenshot I see the device selected is Arria II GX. Quartus SW showed the IP compiler for PCI Express after the Arria II device family was installed.

 

From the document link you provided, looks like support is only for Arria II, Cyclone IV, and Stratix IV. Will there be a version that will support Arria 10 device?

 

Thank you,

--barny

0 Kudos
AnandRaj_S_Intel
Employee
890 Views

Thanks barny,

Post edited.

 

0 Kudos
BChiw
Beginner
890 Views

Hello Anand,

 

Your recent reply (2018.12.31) maybe for another ticket?

Since I did not ask about testbench generation.

 

 

Going back to my original question. From the document link you provided:

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_pci_express.pdf

 

Looks like support is only for Arria II, Cyclone IV, and Stratix IV. Will there be a version that will support Arria 10 device?

 

 

Thank you,

--barny

0 Kudos
AnandRaj_S_Intel
Employee
890 Views

Hi Baeny,

 

Presently we don't have any idea,

PCIe Soft IP implementation is not supported for Arria 10 device.

 

Regards

Anand

 

 

0 Kudos
BChiw
Beginner
890 Views

Hello Anand,

 

Thank you for this confirmation.

 

Thank you,

--barny

0 Kudos
Reply