Intel® oneAPI DPC++/C++ Compiler
Talk to fellow users of Intel® oneAPI DPC++/C++ Compiler and companion tools like Intel® oneAPI DPC++ Library, Intel® DPC++ Compatibility Tool, and Intel® Distribution for GDB*
767 Discussions

ICX Compiler emits wrong byte sequence

hyungseok
Beginner
‎06-11-2024 11:04 PM
321 Views

I discovered that x86-64 ICX 2024.0.0 emits invalid registers when it generates x86 binaries.

This error has been identified in 16 opcodes.

 

Buggy code

void bug(int num) {
__asm__(
".intel_syntax noprefix\n"
"cmpbxadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmplexadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmplxadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmpnbexadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmpnbxadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmpbexadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmpnlxadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmpnoxadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmpnpxadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmpnsxadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmpnzxadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmpoxadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmppxadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmpbexadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmpsxadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
"cmpzxadd DWORD PTR [1], EDI, EBP\n" ".align 32\n"
);
}
 
 
Compile Option: -m32
 
Compiled Code
bug:
push ebp
mov ebp,esp
mov eax,DWORD PTR [ebp+0x8]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
xchg ax,ax
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
(bad)
cmp eax,0x1
data16 data16 data16 data16 data16 nop WORD PTR cs:[eax+eax*1+0x0]
nop DWORD PTR [eax+eax*1+0x0]
pop ebp
ret
0 Kudos

Link Copied

1 Reply
Alex_Y_Intel
Moderator
‎06-17-2024 11:05 PM
236 Views

Your question has been escalated to our internal engineering team. 

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.