Intel® oneAPI Math Kernel Library
Ask questions and share information with other developers who use Intel® Math Kernel Library.
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.

How to avoid redundant factorizations in Pardiso for a transient analysis

Xudong_L_
Beginner
676 Views

Hello,

For a transient problem, {x}t={b}t ,the RHS {b}is time-varying and depends on the previous {b}t-dt, but is constant. So during a complete analysis, we need to do factorization only once, and use this factorization to solve successive RHS. 

In this situation, multi-rhs is not suitable, and I tried to call the complete Pardiso (phase=11, 22, 33 and not execute phase=-1) at the 1st time step, then only executed phase=33 at later time steps. This way did not work however. 

Do you have any suggestion?

I know there is a similar question, but the answers below don't seem to work either. 

https://software.intel.com/en-us/forums/intel-math-kernel-library/topic/297075#

Thx!

0 Kudos
1 Reply
Ying_H_Intel
Moderator
676 Views

Hello

As i understand, the Pardiso phase are designed for the cases , call phase 12 one time , then call phase =33 with different RHS in loop.  Do you have test case to show the problem?

Best Regards,

Ying  

0 Kudos
Reply