Mobile and Desktop Processors
Intel® Core™ processors, Intel Atom® processors, tools, and utilities
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
16869 Discussions

Apollo Lake SoC

ssix
Beginner
‎10-02-2015 04:00 AM
3,078 Views

Hi,

Could you please explain "x4 PCIe*2". What does it mean?

Thanks in advance.

Preview file
472 KB
0 Kudos

Link Copied

4 Replies
Jose_H_Intel1
Employee
‎10-10-2015 03:22 PM
2,116 Views

We are investigating your request.

0 Kudos
Copy link
JHain1
Beginner
‎11-10-2015 04:08 PM
2,116 Views

Would assume this means a interface that supports 4 lanes of PCIe Gen2 data.

0 Kudos
Copy link
ssix
Beginner
‎11-19-2015 11:25 AM
2,116 Views
In response to JHain1

4 lanes of PCIe Gen2 sounds like mockery in 2016.

Exceeded my worst expectations!

Thank you, OregonDude2U.

In response to JHain1
0 Kudos
Copy link
exu1
Beginner
‎01-11-2016 01:23 AM
2,116 Views

who have apollo lake brief to share? thanks in advance

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.