Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12455 Discussions

Altera Monitor Program- Nios 2 processor

Altera_Forum
Honored Contributor II
808 Views

When I try to load the program to DE2 board I get the following error:- There are no Nios II CPUs with debug modules available which match the values 

specified. Please check that your PLD is correctly configured, downloading a 

new SOF file if necessary. I am new to FPGA. Please help me
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
88 Views

Did you configure the FPGA first? Ensure that both your software and the .sof FPGA image that you load are based on the same design.

Altera_Forum
Honored Contributor II
88 Views

yes sir i have done everything you mention and my software and .sof image are based on the same design.

Reply