Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12455 Discussions

Altera TSE reference design 8.0

Altera_Forum
Honored Contributor II
853 Views

i am interested in viewing the packets generated in TSE reference design 

anyone knows how it is done  

Is the data stored in onchip memory, if yes what is the start and end address of the  

transmitted and received packet 

kindly help
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
130 Views

There isn't any fixed address, the packet buffers are allocated at run time. You can run the application with a debugger to find them. 

OR if you just want to see the packets contents it should be easier to just connect a PC to the other end of the Ethernet link and use a packet sniffer such as Wireshark.
Altera_Forum
Honored Contributor II
130 Views

Can the data be read and stored in a file using Wireshark

Altera_Forum
Honored Contributor II
130 Views

yes, IIRC Wireshark can store data in a pcap format.

Altera_Forum
Honored Contributor II
130 Views

I tried connecting lan cat5e cable to rj45 jack of fpga and  

Optical fibre in loopback mode in SFP cages(on StratixII GX board ) 

I downloaded the Altera’s TSE design on fpga and run the program using laptop 

However wireshark is not showing any results
Reply