Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12409 Discussions

Why PLL have Avalon Slave port?

Altera_Forum
Honored Contributor II
996 Views

Why PLL (Cyclone IV Avalon ALTPLL) have Avalon Slave port in QSys? Could I leave it unconnected?

0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
103 Views

Probably the reconfiguration interface. I think there is an option in Qsys to disable PLL reconfiguration which should get rid of it. Otherwise I think you can just ignore it.

Reply