Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
12369 Discussions

avalon-mm cyclone V PCIe with NIOS II

Altera_Forum
Honored Contributor I
827 Views

Hi, 

 

I have developed a design that implements a PCI express rootport with a Cyclone V GX connected with a NIOS II processor connected via Avalon bus. Is there any example that implements basic init operations from NIOS II processor to access CRA register, send/read TLPs.... Thanks. 

 

 

 

 

Adolfo
0 Kudos
0 Replies
Reply