Nios® II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

voltage I/O & system timer

Altera_Forum
Honored Contributor I
780 Views

Hello, 

 

I have two questions : I don't know why calling alt_timerstamp_start() generates ticks count at 50 MHz. Although I initialized the Timestamp timer (HIGH_RES_TIMER) at 1ms/tick in SOPC Builder. I thought that the tick count could be incremented at each 1ms interval. 

 

My second question is about the I/O voltage. I'm using Stratix 1S10 dev. board and I can use the prototype header to test a small design. I would like to send TTL (0-5V) voltage to the dev. board but I don't which IO to choose. 

 

Best regards 

 

Christian
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
66 Views

According to this http://www.altera.com/literature/hb/stx/ch_4_vol_2.pdf (http://www.altera.com/literature/hb/stx/ch_4_vol_2.pdf) you may need to convert to a 3.3/1.8 level (use external logic to do this).

Reply