Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12606 Discussions

Defparam error in modelsim simulation

Altera_Forum
Honored Contributor II
‎09-02-2011 08:44 AM
2,128 Views

Hi, 

I am simulating my project containing a NIOSII, 2 DDR3, QDRII, and other blocs but when I want to simulate on modelsim I have this error and I don't know how to solve it.# ** Error: /home/to101401/Graphics_newMAIN/ddr3_1_sequencer_cpu_jtag_debug_module_tck.v(201): Invalid reference 'depth' in defparam; target resolves below VHDL scope 'the_altera_std_synchronizer'.# ** Error: /home/to101401/Graphics_newMAIN/ddr3_1_sequencer_cpu_jtag_debug_module_tck.v(201): Illegal target for defparam.# ** Error: /home/to101401/Graphics_newMAIN/ddr3_1_sequencer_cpu_jtag_debug_module_tck.v(212): Invalid reference 'depth' in defparam; target resolves below VHDL scope 'the_altera_std_synchronizer1'.# ** Error: /home/to101401/Graphics_newMAIN/ddr3_1_sequencer_cpu_jtag_debug_module_tck.v(212): Illegal target for defparam.# ** Error: /home/to101401/Graphics_newMAIN/ddr3_1_sequencer_cpu_jtag_debug_module_sysclk.v(97): Invalid reference 'depth' in defparam; target resolves below VHDL scope 'the_altera_std_synchronizer2'.# ** Error: /home/to101401/Graphics_newMAIN/ddr3_1_sequencer_cpu_jtag_debug_module_sysclk.v(97): Illegal target for defparam.# ** Error: /home/to101401/Graphics_newMAIN/ddr3_1_sequencer_cpu_jtag_debug_module_sysclk.v(108): Invalid reference 'depth' in defparam; target resolves below VHDL scope 'the_altera_std_synchronizer3'.# ** Error: /home/to101401/Graphics_newMAIN/ddr3_1_sequencer_cpu_jtag_debug_module_sysclk.v(108): Illegal target for defparam.# ** Error: /home/to101401/Graphics_newMAIN/ddr3_1_addr_cmd_pads.v(107): Illegal target for defparam. 

 

Any help will be apreciated. 

Thank you
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-02-2011 09:24 AM
1,191 Views

I forgot to notice that I am using StratixIV chip and modelsim 6.6c.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.