Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
12578 Discussions

What is the best way to establish a bi-directional high speed communication link between NIOS (eclipse) and the FPGA (VHDL)?

IOzan
Beginner
601 Views

 

Hi,

Let's say I've implemented an Ethernet interface on the NIOS platform (to off chip component, Eclipse) and now I want to transfer those data to the FPGA section (VHDL) -and vice versa. What would be the best way to implement such interface? What would be the max transfer rate?    

Thanks a lot,

Idan

0 Kudos
1 Reply
Fawaz_Al-Jubori
Employee
299 Views

Hello,

The best way to transfer data between Nios II and other peripherals wold be the use of DMA. For example, you can use the mSGDMA soft-core IP. More information can be found here:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug_embedded_ip.pdf#page=322

 

Furthermore, you can refer to this video on how to use this IP:

https://www.youtube.com/watch?v=iaRkjkpMBH8

 

regarding the max transfer rate, this would depend on the operation frequency and the transfer rate of the DMA plus the memory latency. The max transfer rate of mSGDMA would be 2GB, however, this is a theoretical number, and will be affected by the parameters mentioned above.

 

You can find an example showing how to use this IP, with a software code to test it.

https://52.24.176.51/wiki/MSGDMA_design_example

 

 

 

 

Hope this might help

 

0 Kudos
Reply