A question regard ddr sdram using niosii

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

A question regard ddr sdram using niosii

922 Views

Hi all,

I have a question with regard to ddr sdram using nios2 recently.

Why the write_clk of ddr sdram using SOPC builder in quartus2 is not the same with the sys_clk of ddr sdram,but using a-90 deg excusion with ddr sys_clk?

Thank you in advance for any advice.

Best Regards,

-Ivon

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.