Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Avalon DC Fifo

Altera_Forum
Honored Contributor II
1,156 Views

I need an Avalon ST BUS Dual CLock FIFO . I am using one from the 10G ETHERNET Reference design loaded from qsys in my custom design. Is there any way to make one from MEGAWIZARD? I dont see that FIFO as selectable. ALso I need to change bus widths from FIFO input (64 bit) to FIFO output (128 bits) Is that option available?

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
330 Views

The latter option is available. 

- Move to FIFO-Megawizard 

- Move to Tab Width, Clks, Synchronization 

- Click "No, synchronize reading and..." 

- That should enable "Use a different output width..." 

- Select the aproppriate widths from the right 

 

Regarding the first question I doubt if there's any solution in the megawizard.
0 Kudos
Altera_Forum
Honored Contributor II
330 Views

Yes but that is for a standard dual clock FIFO. I am looking for a dual clock FIFO that connects directly to the Avalon ST Bus. I dont see that in Megawizard. I am using one that I have copied from the 10G EThernet reference design but it has 64 bit bus input and 64 bit bus output. I would like to have a 64 bit bus input and 128 bit bus output

0 Kudos
Reply