Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20716 Discussions

CYCLONE III(EP3C120) Development Kit configuration from flash

Altera_Forum
Honored Contributor II
944 Views

Hi all, 

 

I have a qsys design which include a nios II processor. I want to load my .sof and .elf files to flash to configure FPGA from flash directly on power up. In the design I have added a cfi controller and set the CPU reset vector to the cfi flash. However when I have tried to download .sof and .elf by using Nios flash programmer, it gave me this error: 

 

Info: Using cable "USB-Blaster [USB-0]", device 1, instance 0x00 

Info: Resetting and pausing target processor: OK 

Info: Reading System ID at address 0x06081140: verified 

Info: No CFI table found at address 0x02000000 

Info: Original contents (after writing 0xF0 and 0xFF to address 0x02000000): 

Info: 0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 

Info: 10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 

Info: 20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 

Info: 30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 

Info: 40: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 

Info: Contents after writing 0x98 to address 0x020000AA: 

Info: Same after writing 0x0098 to address 0x02000154: 

Info: Same after writing 0x00000098 to address 0x020002A8: 

Info: Same after writing 0x98 to address 0x02000055: 

Info: Same after writing 0x0098 to address 0x020000AA: 

Info: Same after writing 0x00000098 to address 0x02000154: 

Info: Same after writing 0x98 to address 0x02000154: 

Info: Same after writing 0x0098 to address 0x020002A8: 

Info: Same after writing 0x00000098 to address 0x02000550: 

Info: 0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 

Info: 10: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 

Info: 20: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 

Info: 30: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 

Info: 40: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 

Info: Leaving target processor paused 

Error: Error code: 8 for command: nios2-flash-programmer "D:/projects/aproj/aproj/video_11_flash/flash_10_vip_example_design_3c120_v110_qsys_revA/flash/vip_top_cfi_flash.flash" --base=0x2000000 --sidp=0x6081140 --id=0x0 --timestamp=1313748103 --device=1 --instance=0 '--cable=USB-Blaster on localhost [USB-0]' --program --verbose --erase-all 

 

 

What can be the reason of that error, I could not understand? Is there anyone managing to configure from flash on that board with the qsys design? 

 

Also, Is there another way loading flash to .elf file other than using nios flash programmer I think there isn't?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
203 Views

Usually using microcontrollers, You need a bootloader to copy data from flash to memory.

0 Kudos
Altera_Forum
Honored Contributor II
203 Views

Yes, I know. In the nios 2 falsh programmer guide it is said that when you set the reset vector address to cfi flash, elf2flash command directly includes a boot copier into the flash. 

 

I think my problem is not related to a problem like boot copier etc. 

 

For that board with the qsys design I could not manage to program flash. For NEEK board of ALTERA with SOPC builder I could manage to program the flash before. 

 

I think there should be a reference design including qsys and a cfi flash for that board,but I could not find anywhere.
0 Kudos
Reply