Help: EXTEST (boundary scan) for EPM240

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Help: EXTEST (boundary scan) for EPM240

1,054 Views

I encounter an issue when executing EXTEST (boundary scan test) for EPM240. If there is no code(.pof) in EPM240, I can use EXTEST instruction to let IO output high or low level. But if it has code, I cannot control IO status. Moreover, if unused pins are configurated as output driving ground, can we control these unused pins output high or low level by use of EXTEST? If anyone meets this similar isse or know what's problem happened? Could you share your undstanding? Thanks.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.