Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

How to implement s-domain transfer function using altera DSP builder?

Altera_Forum
Honored Contributor II
‎08-11-2014 10:06 AM
1,084 Views

I want to implement a closed loop control system using altera DSP builder. I have already simulated the control system in matlab Simulink. I want to now implement it on FPGA using DSP builder. All transfer function used in matlab Simulink are in s-domain. How to implement s-domain transfer in DSP builder??

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.