- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi :
I am using the PLL of Cyclone. The mode I choose is no compensation. I have a question: What is the delay from the external input clock pin to the internal output port? The output port is connected to the internal clock network and will be divided. Finally, the devided signal is output from the IO port. So the delay is need to be known or estimated beforehand. Thanks in advance!Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page