Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20803 Discussions

Question about speed of access to external memory

Altera_Forum
Honored Contributor II
‎03-17-2015 10:03 PM
919 Views

I have a custom qsys component that needs to have access to external memory (DDR2). I'd like to know if I use a DMA controlled by NIOS to do the job, is it going to be slower than building the qsys memory interface directly in the custom component? If it is slower, which part cause the delay?

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.