Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20751 Discussions

Stratix III SEU Mitigation

Altera_Forum
Honored Contributor II
‎12-29-2008 05:04 PM
847 Views

Hi, 

have anyone used SEU Mitigation in stratix III or IV, specially EDERROR_INJECT command. 

I want to use this feature as Hardware-based SEU Injection tool. 

for one thing, I see that the sensitivity processor is a soft IP, but where is it? does it automatically inserted by Quartus in FPGA ? 

 

is there any sample or user-guide provided by altera ? all the resources I found from altera was an app. note plus white-paper and corresponding chapter in handbook. 

 

thanks in advance
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.