connection of LVPECL signal thru DC coupling

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

connection of LVPECL signal thru DC coupling

1,045 Views

For our 10G board based on the Altera’s FPGA Stratix IV GT require the connection of transceiver with LVPECL output to Stratix IV GT high-speed receiver by using the DC[/B][/B] coupling (burst signal).

So which are recommendations of Altera for this case?

Is it acceptable the circuit performs termination of LVPECL signal and shifting the signal offset from LVPECL(2V) to LVDS(1.2V)? (see attachment file)

Thank you

10 KB

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.