initializing the LCD on the Terasic Digital Touch Panel using VHDL state machine

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

initializing the LCD on the Terasic Digital Touch Panel using VHDL state machine

865 Views

I'm interfacing the Terasic Digital Touch Panel with the DE2 board and I need to initialize the LCD using a state machine in VHDL. I am new to all of this and I'm not sure where to start. I understand how the address is contained in SDA from A0-A5 and the data to write to the address is from D0-D7. Would the state be considered the entire 16-bit SDA? In the frame format and timing diagram for the LCD touch panel, it shows each bit of the SDA corresponding to a clock count. I don't understand how each bit of the SDA is a state. Thanks for any clarification! :confused:

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.