Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20707 Discussions

suggestions to eliminate glitches in quartus 2

Altera_Forum
Honored Contributor II
1,635 Views

hiii, in vhdl w/f im getting glicthes in b/w two clock cycles, im requesting you guys please give me suggestions to overcome glitches in quartus 2 vhdl coding waveforms.... !!!!!!!!!

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
229 Views

 

--- Quote Start ---  

hiii, in vhdl w/f im getting glicthes in b/w two clock cycles, im requesting you guys please give me suggestions to overcome glitches in quartus 2 vhdl coding waveforms.... !!!!!!!!! 

--- Quote End ---  

 

 

Clock the signal, then it will come out of a flip flop...no glitch.
0 Kudos
Altera_Forum
Honored Contributor II
229 Views

very very thank you bro......now i cleared occurring of glitches in my code......thank you once again............

0 Kudos
Altera_Forum
Honored Contributor II
229 Views

here i have another problem in the compilation, when compilation done it showing one warning as "circuit may not work properly due to clock buffer signals...." please help me to overcome this problem also. 

thank you very much...........
0 Kudos
Reply