APL LPDDR4 Memory Bit and Byte Lane swapping

Software Archive

Read-only legacy content

APL LPDDR4 Memory Bit and Byte Lane swapping

1,019 Views

Hi, we are designing a new board with ApolloLake and LPDDR4. We are using the memory bit and byte lane swapping rules (cap. 5.4.3.1 of Design Guide Document Number: 557775) and these rules are similar to Apollo Lake Platform MRD (Document Number: 572383).

How can I set these bit and byte lane swapping rules on Intel Firmware Engine project?

I search documentation or tool setup, but I don't find info about it.

Can you help us?

Thanks a lot

Roberto

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.