Software Archive
Read-only legacy content
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17060 Discussions

Flushing

heinerj
Beginner
‎06-23-2010 08:06 AM
615 Views

What does the processor actually do when it invalidates the cache or tlb? What physically happens with a flush?

0 Kudos

Link Copied

1 Reply
David_O_Intel1
Employee
‎06-24-2010 08:39 AM
615 Views

For general informationonhowmemoryhierarchies work, you might take a look atComputer Architecture: A Quantitative Approach by John L. Hennessy and David A. Patterson.This has come to be the standard university text for computer architecture.

If your question is intended to be much more detailed in nature, you should take a look at Intel 64 and IA-32 Architectures Software Developer's Manuals at

http://www.intel.com/products/processor/manuals/

In particular, take a look at section 4.10.4 of Volume 3B: System Programming Guide.

David Ott

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.