Software Archive
Read-only legacy content
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17060 Discussions

Intel documentation seems to have wrong information!

logicman112
Beginner
‎05-18-2010 07:52 PM
567 Views
The following intel document seems to have wrong information:
Intel 64 and IA-32 Architectures Software Developers Manual, Volume 1: Basic Architecture
Order Number: 253665-034US, March 2010

3.4.1.1 General-Purpose Registers in 64-Bit Mode
....
An instruction cannot reference legacy high-bytes (for example: AH, BH, CH, DH) and one of the
new byte registers at the same time (for example: the low byte of the RAX register).
....

Low byte of RAX is not a new byte register! Besides low byte of RAX is AL which can be used with AH at the same time. The "For example" clause above, seems wrong!!

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.