Software Tuning, Performance Optimization & Platform Monitoring
Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
1792 Discussions

Asymetrical performance between PCIe peer-to-peer devices

S_G_2
Beginner
‎03-26-2013 09:32 AM
578 Views

Hi,

@admins: if this is a wrong place, feel free to move it to the relevant topic.

I have developed a driver for enabling direct communication between two PCIe devices. So, the default path is PCI A device -> Host Memory -> PCI B device. My framework allows the direct path PCI A -> PCI B. The problem is that while, the speedup in one direction (A->B) yields significant speedup, in the other direction (B->A) there is an order of magnitude drop down.

I can't figure the reason of the above behavior (both device firmware are closed-source). The chipset of the setup is the 5520 (IOH-36D). I have checked out the manual (http://www.intel.com/content/dam/doc/datasheet/5520-5500-chipset-ioh-datasheet.pdf), but still no clue. So, I was wondering if there is an obvious reason for that. If you can sched some light for my case I would be glad.

Thanks in advance!

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.