Software Tuning, Performance Optimization & Platform Monitoring
Discussion around monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform monitoring
Announcements
This community is designed for sharing of public information. Please do not share Intel or third-party confidential information here.

Cycles spent requests to DRAM on Ivy/Sandy Bridge

Matthew_C_6
Beginner
99 Views

Hi,

I was wondering if anyone could point me to the proper hardware counters (and equation) for measuring the fraction of cycles spent servicing memory requests (loads/stores) to DRAM on Ivybridge/Sandybridge?

0 Kudos
1 Reply
McCalpinJohn
Black Belt
99 Views

It depends on what you mean by "cycles servicing memory requests to DRAM"....

For the Xeon E5-2600 and Xeon E5-2600 v2 processors, you can read the memory controller DRAM CAS counters to determine the exact number of memory reads and writes that went to the DRAMs.  Each transaction takes four DRAM (major) cycles, so you can easily compare the amount of time that the DRAM is busy with data transfers against the elapsed wall clock time.

Reply