Software Tuning, Performance Optimization & Platform Monitoring
Discussion around monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform monitoring
Announcements
This community is designed for sharing of public information. Please do not share Intel or third-party confidential information here.

How the LOCK CMPXCHG make sure the operation is atomic?

Jacky_Y_
Beginner
141 Views

We known LOCK CMPXCHG keeping the operation atomic , my question is how it make sure the operation is atomic?what happens behind the sences?

0 Kudos
0 Replies
Reply