Software Tuning, Performance Optimization & Platform Monitoring
Discussion around monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform monitoring
Announcements
This community is designed for sharing of public information. Please do not share Intel or third-party confidential information here.
1624 Discussions

Is L2 Cache Inclusive to L1 Instruction Cache (micro-op cache) in Intel Sandy Bridge?

Steven_P_1
Beginner
147 Views

Is the micro op cache inclusive to L1 Instruction Cache?

Is the L2 Cache Inclusive to L1 Instruction Cache?

0 Kudos
1 Reply
TimP
Black Belt
147 Views

Do you not believe what is written in the architecture docs, not to mention many interesting web pages since Nehalem?

If you have an assignment to look these things up, why are you asking here for answers which you probably need to check anyway?

Where it says loop stream detector keeps decoded micro-ops in Instruction Decoder Queue it seems to imply that the instructions cached in L1I or L2 (with exclusivity) remain coded; besides, the stated limits on size of micro-op queue are far smaller than L1.  It's a lot like the advertisements, "up to" such and such.

Reply