Software Tuning, Performance Optimization & Platform Monitoring
Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1790 Discussions

Metrics formulas for Skylake-X Intel® Xeon Processor Scalable Family 1st Gen

nardi__jacopo
Beginner
1,268 Views

Hello, 

Does anyone now where I can find all the formulas and metrics for Skylake-X Intel® Xeon Processor Scalable Family 1st Gen?

On the tuning guide here https://software.intel.com/en-us/articles/processor-specific-performance-analysis-papers I could only find the formulas for RETIRING and CPI. 

Thank you in advance, 

Jacopo

0 Kudos
5 Replies
Dmitry_R_Intel1
Employee
1,268 Views

Most formulas can be found here: https://download.01.org/perfmon/TMA_Metrics.xlsx

0 Kudos
nardi__jacopo
Beginner
1,268 Views

Thank you Dimitry, 

Unfortunately most of the metrics that I'm interested in (indicated in this pdf https://software.intel.com/sites/default/files/managed/89/ca/Using_Intel_VTune_Amplifier_XE_on_Xeon_Processor_Scalable_Family_1stGen_updated.pdf) are not on the table. 

Is there any ohter place where I can look? All previous tuning guides have most of the formulas for the metrics but this last one omitted them.

thanks in advance

Jacopo 

0 Kudos
Dmitry_R_Intel1
Employee
1,268 Views

Could you please list the metrics you are interested in?

0 Kudos
nardi__jacopo
Beginner
1,268 Views

ITLB_OVERHEAD, DSB_SWITCHES, LCP_STALLS (Lenght Changing Prefix), MS_SWITCHES, BRANCH RESTEERS, L3_LATENCY, DRAM_BOUND, L3_BOUND, REMOTE_DRAM, LLC_MISS, CONTESTED_ACCES, DATA_SHARING, LOADS_BLOCKED_BY_STORE_FORWARDING, FOUR_K_ALIASING, DTLB_OVERHEAD

0 Kudos
nardi__jacopo
Beginner
1,268 Views

ICACHE_MISS

0 Kudos
Reply