Software Tuning, Performance Optimization & Platform Monitoring
Discussion regarding monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform updating.
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
1788 Discussions

What stands for VTD_ACCESS event?

n-okada8442
Beginner
‎02-16-2021 01:37 AM
846 Views

Hi,

I'm looking for details of VTD_ACCESS.L4_PAGE_HIT events described in Uncore Performance Monitoring Reference Manual. I am testing PCIe performance of two same Cascade Lake systems using VT-d legacy mode and I found there are some differences of VTD_ACCESS related events(especially VTD_ACCESS.L4_PAGE_HIT) behavior between them. I checked that document but nothing is described on it.

What stands for VTD_ACCESS.L4_PAGE_HIT? I presume "L4_PAGE_HIT" means cache hit of PML4 entry. Is it correct?


Thank you for reading this contribution.

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.