Software Tuning, Performance Optimization & Platform Monitoring
Discussion around monitoring and software tuning methodologies, Performance Monitoring Unit (PMU) of Intel microprocessors, and platform monitoring

locking code and data in L1/L2 cache.

ovidiu_n_
Beginner
114 Views

anyone can provide with sample code in ASM64, for locking code and data in L1/L2? I am an ARM guy transitioning to ​Intel architecture. my code will run on xeon e3-1240v3. tnx much.

 

 

0 Kudos
0 Replies
Reply