Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20725 Discussions

How to config ALTLVDS when deserialzation factor> 10?

Altera_Forum
Honored Contributor II
1,744 Views

Hello all, 

The max deserialzation factor of ALTLVDS is 10, how to cinfig ALTLVDS when deserialzation factor greater than 10 such as 16? 

The sending timing of source as 

http://photos.i.cn.yahoo.com/05924257552/da97/2a66.jpg/ (http://photos.i.cn.yahoo.com/05924257552/da97/2a66.jpg/

 

Need help! 

regards, 

markman
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
506 Views

Nope. 10 is the limit.

0 Kudos
Altera_Forum
Honored Contributor II
506 Views

This should be no problem with an even deserialization factor, just use a multiplexer and input half width with double rate to LVDS serializer respectively perform the opposite action on receive.

0 Kudos
Altera_Forum
Honored Contributor II
506 Views

Depending on how fast the clock is you may not need ALTLVDS. You can create your own deserializer/serializer using DDIO primitive but still use the LVDS pins. You will need to manually tell Quartus in assignment editor these are LVDS pins. 

 

ALTLVDS is limited to 10.
0 Kudos
Altera_Forum
Honored Contributor II
506 Views

Here's another option - implement altlvds using LEs instead of the dedicated SERDES. In this mode, you can type in any deserialization factor in the altlvds wizard. LE mode is for lower performance interfaces. But it saves you the time of creating the logic on your own.

0 Kudos
Altera_Forum
Honored Contributor II
506 Views

The said ADS6442 has up to 910 MHz data rate. I can be processed with dedicated SERDES hardware only. The half rate in two wire mode can be processed in LE with DDIO registers.

0 Kudos
Reply