Problem simulate internal VHDL Blocks with Quartus Simulator

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Problem simulate internal VHDL Blocks with Quartus Simulator

1,059 Views

Hello,

i have a problem with the Quartus II Simulator.

I want do simulate an internal VHDL block, for this i have generated a waveform file as attached. This internal VHDL block stands alone in the schematic editor. If i simulate with this waveform file i just get the results from the pins, but not from the outputs from the internal vhdl block, although i have defined them in my waveform file.

Thanks for an answer.

Tobi

89 KB

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.