Nios® V/II Embedded Design Suite (EDS)
Support for Embedded Development Tools, Processors (SoCs and Nios® V/II processor), Embedded Development Suites (EDSs), Boot and Configuration, Operating Systems, C and C++
12608 Discussions

DE2's example--DE2_i2sound 'problem

Altera_Forum
Honored Contributor II
906 Views

Hi,now I am finding a problem in the DE2 example--DE2_i2sound. 

In the original sw,in the CLOCK_500.v,  

ROM[2]= 16'h0838;ROM[3]= 16'h1000; 

I want to select the DAC,the line input as sound input,and set the sample frequence to 8khz,so I modify it as below: 

ROM[2]= 16'h0810;ROM[3]= 16'h100c; 

 

after I compile it ,I download the .sof to the fpga directly,I can hear the sound from the line,it runs well! 

but when I download the .pof to the fpga,and after I reset the fpga, 

I can't hear the sound ,but the frequence such as ADCLRCK,DACLRCK,BCLK,XCK are all ok. 

so where is the problem? 

 

thank you.
0 Kudos
0 Replies
Reply