Search
Browse
Community
Register
Help
Pvand1
Novice
Intel Community
About Pvand1
Activity Feed
Got a Kudo for
Re: (VHDL) I'm Receiving an Error When Trying to Access an Array
.
06-23-2020
01:22 AM
Posted
Re: Is anybody else completely dissatisfied with this new forum?
on
Intel® Quartus® Prime Software
.
01-15-2020
06:24 PM
Posted
Re: Quartus 17 can't programm DE10 Lite on Ubuntu 16
on
Intel® FPGA University Program
.
01-13-2019
11:19 AM
Posted
Re: Is anybody else completely dissatisfied with this new forum?
on
Intel® Quartus® Prime Software
.
01-01-2019
08:39 PM
Posted
Re: Quartus 17 can't programm DE10 Lite on Ubuntu 16
on
Intel® FPGA University Program
.
12-29-2018
05:27 PM
Posted
Re: Test
on
Programmable Devices
.
12-29-2018
05:24 PM
Posted
Re: More info about the message/warning generated by Quartus.
on
Intel® Quartus® Prime Software
.
12-29-2018
05:21 PM
Posted
Re: I want to design bcd to decimal decoder using structural style. I did it successfully but the problem when I simulate it in Modelsim it does not meet with the truth table.
on
Nios® II Embedded Design Suite (EDS)
.
12-29-2018
05:18 PM
Posted
Re: Is anybody else completely dissatisfied with this new forum?
on
Intel® Quartus® Prime Software
.
12-29-2018
05:07 PM
Posted
Re: I wish to know the programming solutions of ALTERA EPM5128 chip, I like to read contents from master and then program other chips
on
Programmable Devices
.
12-20-2018
06:10 PM
Posted
Re: Is anybody else completely dissatisfied with this new forum?
on
Intel® Quartus® Prime Software
.
12-20-2018
05:59 PM
Posted
Re: Is anybody else completely dissatisfied with this new forum?
on
Intel® Quartus® Prime Software
.
12-20-2018
05:55 PM
Posted
Re: Is anybody else completely dissatisfied with this new forum?
on
Intel® Quartus® Prime Software
.
12-20-2018
05:51 PM
Posted
Re: Is anybody else completely dissatisfied with this new forum?
on
Intel® Quartus® Prime Software
.
12-19-2018
05:38 AM
Posted
Re: My clock design is giving me an undefined output
on
Intel® FPGA University Program
.
12-18-2018
08:03 AM
Posted
Re: The FPGA monitor porgrma "Could not query JTAG Instance IDs." "Please ensure the FPGA has been configured using the correct .sof file." I tried a couple of time still the same results.
on
Nios® II Embedded Design Suite (EDS)
.
12-18-2018
07:29 AM
Posted
Re: Is anybody else completely dissatisfied with this new forum?
on
Intel® Quartus® Prime Software
.
12-16-2018
03:45 PM
Posted
Re: (VHDL) I'm Receiving an Error When Trying to Access an Array
on
Intel® Quartus® Prime Software
.
12-16-2018
03:42 PM
Posted
Re: I need your suggest,"what is methode and material or type of FPGA and Camera will prepare to do this project?"
on
Intel® Quartus® Prime Software
.
12-16-2018
03:37 PM
Posted
Re: Simulation behavior didn't match with synthesized design
on
Intel® Quartus® Prime Software
.
12-16-2018
03:30 PM
Latest posts by Pvand1
Subject
Views
Posted
Re: Is anybody else completely dissatisfied with this new forum?
Intel® Quartus® Prime Software
280
01-15-2020
06:24 PM
Re: Quartus 17 can't programm DE10 Lite on Ubuntu 16
Intel® FPGA University Program
91
01-13-2019
11:19 AM
Re: Is anybody else completely dissatisfied with this new forum?
Intel® Quartus® Prime Software
145
01-01-2019
08:39 PM
Re: Quartus 17 can't programm DE10 Lite on Ubuntu 16
Intel® FPGA University Program
91
12-29-2018
05:27 PM
Re: Test
Programmable Devices
8
12-29-2018
05:24 PM
View all
Community Statistics
Posts
22
Solutions
0
Kudos given
0
Kudos received
3
Member Since
10-24-2018
