Search
Browse
Community
Register
Help
sstrell
Moderator
View all badges
Intel Community
About sstrell
Activity Feed
Posted
Re: How to mitigate excessive I/O pins fitter error
on
Intel® Quartus® Prime Software
.
11-30-2020
01:30 PM
Posted
Re: ROM initialization
on
Intel® Quartus® Prime Software
.
11-30-2020
01:26 PM
Posted
Re: How to open a par file created with earlier version
on
Intel® Quartus® Prime Software
.
11-30-2020
01:15 PM
Posted
Re: Unexpected behaviour of DDR3 SDRAM ready and data_valid signals
on
FPGA, SoC, And CPLD Boards And Kits
.
11-30-2020
12:56 PM
Got a Kudo for
Re: Get fanout register of a net where the driven pin is the ENA
.
11-26-2020
07:59 AM
Got a Kudo for
Re: Displaying Memory Contents in Signal Tap
.
11-23-2020
10:01 PM
Posted
Re: Iteration limit reached
on
Intel® Quartus® Prime Software
.
11-23-2020
12:32 PM
Posted
Re: Stratix 10 Dual-Port RAM (with 2 clocks) generation problem
on
FPGA Intellectual Property
.
11-23-2020
12:14 PM
Posted
Re: Get fanout register of a net where the driven pin is the ENA
on
Intel® Quartus® Prime Software
.
11-20-2020
01:20 PM
Posted
Re: Timing constraints on between FPGA and external PLL
on
Programmable Devices
.
11-20-2020
01:11 PM
Posted
Re: NIOS II standard core in QSYS
on
Programmable Devices
.
11-20-2020
12:56 PM
Posted
Re: Avalon MM slave/master to AXI Stream Master/Slave
on
Intel® Quartus® Prime Software
.
11-19-2020
12:18 PM
Posted
Re: Avalon MM slave/master to AXI Stream Master/Slave
on
Intel® Quartus® Prime Software
.
11-19-2020
12:00 PM
Posted
Re: Displaying Memory Contents in Signal Tap
on
Intel® Quartus® Prime Software
.
11-19-2020
11:57 AM
Posted
Re: IP Licensing
on
FPGA Intellectual Property
.
11-19-2020
11:42 AM
Posted
Re: NIOS II standard core in QSYS
on
Programmable Devices
.
11-19-2020
11:28 AM
Posted
Re: Max10 Production License Requirements
on
Programmable Devices
.
11-19-2020
11:22 AM
Posted
Re: Device not in Device List
on
Programmable Devices
.
11-19-2020
11:19 AM
Got a Kudo for
Re: Displaying Memory Contents in Signal Tap
.
11-19-2020
09:36 AM
Got a Kudo for
Re: Can you force synthesis of registers?
.
11-19-2020
09:28 AM
Latest posts by sstrell
Subject
Views
Posted
Re: How to mitigate excessive I/O pins fitter error
Intel® Quartus® Prime Software
7
11-30-2020
01:30 PM
Re: ROM initialization
Intel® Quartus® Prime Software
11
11-30-2020
01:26 PM
Re: How to open a par file created with earlier version
Intel® Quartus® Prime Software
17
11-30-2020
01:15 PM
Re: Unexpected behaviour of DDR3 SDRAM ready and data_valid signals
FPGA, SoC, And CPLD Boards And Kits
16
11-30-2020
12:56 PM
Re: Iteration limit reached
Intel® Quartus® Prime Software
38
11-23-2020
12:32 PM
View all
Community Statistics
Posts
971
Solutions
56
Kudos given
0
Kudos received
98
Member Since
07-30-2018
