ak6dn
Valued Contributor III
Valued Contributor III
Semi-retired EE. Old computer restoration (PDP-8/11). Hobbyist FPGA/CPLD/PCB/SW development.

theme-lib.profile-statistics.title

  • 649
  • 58
  • 0
  • 101
  • 07-31-2018
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Latest posts

Top kudoed authors

Epsum factorial non deposit quid pro quo hic escorol.

View all
User Bio
Semi-retired EE. Old computer restoration (PDP-8/11). Hobbyist FPGA/CPLD/PCB/SW development.
Community Statistics
Posts 651
Solutions 61
Kudos given 0
Kudos received 106
Member Since ‎07-31-2018

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.