Analyzers
Talk to fellow users of Intel Analyzer tools (Intel VTune™ Profiler, Intel Advisor)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
5255 Discussions

How to separately control MSRs on Intel Core 2

zhangyihere
Beginner
‎11-02-2009 11:28 PM
698 Views
Hi all,

In the Software Developer's Manual, it is said that, for Intel Core 2 processor family, MSRs are categorized into Unique and Shared, and Unique means each processor core has a separate MSR.

So, I would like to ask if I could separately control the Unique MSRs by each core? Such as enabling L1 cache prefetcher on one core and disabling the L1 cache prefetcher on the other core? And how should I do?

Thanks in advence!
0 Kudos

Link Copied

1 Reply
TimP
Honored Contributor III
‎11-03-2009 06:36 AM
698 Views
posted at least 3 times on various forums. Please post just once.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.