Analyzers
Talk to fellow users of Intel Analyzer tools (Intel VTune™ Profiler, Intel Advisor)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
5255 Discussions

Question about L2 miss counting

nik80
Beginner
‎11-21-2006 02:58 PM
568 Views
Hi,
here is a question regarding event counting on Xeon (Netburst) processors:
are software prefetches, performed with prefetch{t0,t1,nta} machine instructions, that miss in L2 taken into account for the calculation of the total number of L2 misses? I am using the 'BSQ_cache_reference' native event.

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.