Question about L2 miss counting

Analyzers

Talk to fellow users of Intel Analyzer tools (Intel VTune™ Profiler, Intel Advisor)

Question about L2 miss counting

262 Views

Hi,
here is a question regarding event counting on Xeon (Netburst) processors:
are software prefetches, performed with prefetch{t0,t1,nta} machine instructions, that miss in L2 taken into account for the calculation of the total number of L2 misses? I am using the 'BSQ_cache_reference' native event.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.