Question on loads, stores and LLC miss count in Memory Access

Analyzers

Talk to fellow users of Intel Analyzer tools (Intel VTune™ Profiler, Intel Advisor)

Question on loads, stores and LLC miss count in Memory Access

764 Views

Hi, all.

I have been trying to profile memory access of an application using VTune.

And I have the following questions about loads, stores and LLC miss count.

1. Does load and store count represents loads/stores that occurred in LLC only? or does it counts every single load and store in L1, L2 and LLC?

2. I think LLC miss count should be the same with the DRAM access count, but what I got is DRAM access count is larger than LLC miss count. What would make this situation?

I attached the images for each question.

Thanks for answering in advance.

17 KB

12 KB

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.