Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Creating BSP for Stratix 10

NPund
New Contributor I
430 Views

Hi,

Can someone please point me to the documentation for creating custom BSP for Stratix 10 devices (DE-10 pro) to support OpenCL interface?

 

Thanks,

0 Kudos
1 Solution
HRZ
Valued Contributor II
214 Views

The documents you are looking for are here:

 

https://www.intel.com/content/www/us/en/programmable/products/design-software/embedded-software-deve...

 

However, note that creating an OpenCL BSP is not a simple task even for experienced low-level FPGA programmers. The Terasic DE-10 pro board already has an official OpenCL BSP, albeit with support for only basic components (e.g. just one DDR memory bank). If you are facing issues with the existing BSP, it is best to contact Terasic's support directly and try to resolve the problem that way, rather than creating a whole new BSP yourself.

View solution in original post

1 Reply
HRZ
Valued Contributor II
215 Views

The documents you are looking for are here:

 

https://www.intel.com/content/www/us/en/programmable/products/design-software/embedded-software-deve...

 

However, note that creating an OpenCL BSP is not a simple task even for experienced low-level FPGA programmers. The Terasic DE-10 pro board already has an official OpenCL BSP, albeit with support for only basic components (e.g. just one DDR memory bank). If you are facing issues with the existing BSP, it is best to contact Terasic's support directly and try to resolve the problem that way, rather than creating a whole new BSP yourself.

Reply