Application Acceleration With FPGAs
Programmable Acceleration Cards (PACs), DCP, DLA, Software Stack, and Reference Designs
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
405 Discussions

Error (209014): CONF_DONE pin failed to go high in device 1.

MHASI2
Novice
339 Views

Regarding the MAX10 JTAG, we had an error occured during using Quartus Prime to insert the software file in the device.

we hade tried lower the TCK clock, but it only can perform Erase and Examine.

When we perform the program/configure, the errror stated in the topic above came out.

 

 

we would like to have a few suggestion regarding how to solve the error.

 

 

Looking forword for the response.

Thank you.

 

best regards,

hasif

 

 

 

 

 

 

 

0 Kudos
3 Replies
YuanLi_S_Intel
Employee
222 Views

HI Hasif,

 

Can you check if your device OPN is selected correctly in Quartus Design?

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/soluti...

 

Thank You.

MHASI2
Novice
222 Views

​Hi Bruce,

Thank you for your response

Regarding your answer above, may I know what is OPN?

 I am using USB Blaster II to perform the JTAG for MAX 10 device.

Auto Detect, and Erase and Examine can be done, but when it comes to Blank Check and Program/Configure, it remains 0%.

 

And for checking purpose, may I know the correct waveform sequences for TCK, TMS, TDI, TDO when configuring the JTAG?

 

 

We looking forward for the answer.

 

 

Thank you.

Hasif

 

 

 

 

 

 

 

 

 

YuanLi_S_Intel
Employee
222 Views

Hi Hasif,

 

OPN is the ordering part number of the device. You must select the correct OPN during Intel Quartus design.

 

Another thing is which bitstream you are using to program the device?

 

Thank You.

Reply